#IF TWO MSB OF ADDED NUMBER IS '1', OUTPUT CARRY WILL BE '1' IN THE NEXT CYCLE
AG( ((fulladder128.a[127]=1) * (fulladder128.b[127]=1)) -> AX(fulladder128.c_out=1) );