Re: Latch inference in VIS for Verilog models (2)

From: Andrea Fedeli (andrea.fedeli_at_mclink.it)
Date: Fri Aug 15 2008 - 05:18:03 MDT


Errata :) : s/A2/B1/ < [my_previous_email]

-- 
Andrea Fedeli
If you can't be good, be careful.  If you can't be careful, give me a
call.


This archive was generated by hypermail 2.1.7 : Fri Aug 15 2008 - 05:20:06 MDT