From: Waseem Muhammad (Waseem.Muhammad_at_eurecom.fr)
Date: Tue Aug 12 2008 - 06:10:54 MDT
I have a simple 64-bit adder example in Verilog (attached). When I
read in the design by VIS and check the network statistics
(print_network_stat). It shows me 192 latches. Whereas actually there
should be 64 latches as I see from the synthesis results obtained from
Precision and Cadence synthesis tools. Does VIS represents all 'reg'
type Verilog variables as latches no matter semantically they are
hardware registers or not?
'Reg' variables 'A' and 'B' are not hardware registers because they are
assigned by blocking statements but they are inferred as hardware
registers by VIS. Is n't it a problem?
-- Waseem MUHAMMAD PhD Research Student Telecom Paristech Office 231, System-on-Chip Laboratory (LabSoC) Institut Eurecom BP 193, 2229 route des Cretes 06904 Sophia-Antipolis Cedex France Tel: +33 (0) 4 93 00 84 05 Fax: +33 (0) 4 93 00 82 00
This archive was generated by hypermail 2.1.7 : Tue Aug 12 2008 - 06:13:47 MDT