BLIF to Verilog converter

From: prasad (prasadc_at_uaeu.ac.ae)
Date: Sat Apr 08 2006 - 13:15:14 MDT

• Next message: Kusum Lata: "Re: Simulating verilog HDL using VIS"
• Previous message: Thomas Wahl: "From Verilog to SMV"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

Hi all.

I am working on Binary Decision Diagrams and I use ISCAS benchmarks in BLIF
circuits to validate our results using CUDD package. We need to convert the
BLIF ( example C880.blif file) to Verilog format for our research work.

Please be good enough to provide us any link or URL where we can find a tool
( I don't mind whether its WINDOWs or Linux based) which can do the
conversion.

Thanks in advance

Chandana prasad

UAE University

• Next message: Kusum Lata: "Re: Simulating verilog HDL using VIS"
• Previous message: Thomas Wahl: "From Verilog to SMV"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

This archive was generated by hypermail 2.1.7 : Sat Apr 08 2006 - 13:13:58 MDT