Re: Verilog to dot

From: Shaun Feng (xsfeng_at_cs.ubc.ca)
Date: Tue Oct 26 2004 - 22:29:34 MDT

• Next message: Zaher S Andraus: "Re: Verilog to dot"
• Previous message: Zaher S Andraus: "Verilog to dot"
• In reply to: Zaher S Andraus: "Verilog to dot"
• Next in thread: Zaher S Andraus: "Re: Verilog to dot"
• Reply: Zaher S Andraus: "Re: Verilog to dot"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

Hi Zaher,
I will use vl2mv first,
then read the output blif_mv file into vis. build the automaton, convert
to dot.

You may have problems by using vl2mv, coz it only supports a subset of
Verilog.

Shan.
>
> Hi folks,
>
> I need to get an explicit representation of an FSM that
> is exatrcted from Verilog. I found that VIS internal interface
> can convert an "Automaton" into dot format. Does anyone
> know how to build the Automaton from Verilog, or preferrably
> whether I can get the Verilog to Dot externally without
> using the internal interface?
>

• Next message: Zaher S Andraus: "Re: Verilog to dot"
• Previous message: Zaher S Andraus: "Verilog to dot"
• In reply to: Zaher S Andraus: "Verilog to dot"
• Next in thread: Zaher S Andraus: "Re: Verilog to dot"
• Reply: Zaher S Andraus: "Re: Verilog to dot"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

This archive was generated by hypermail 2.1.7 : Tue Oct 26 2004 - 22:33:11 MDT