From: Zaher S Andraus (zandrawi_at_eecs.umich.edu)
Date: Sun Apr 11 2004 - 23:07:31 MDT
I get the following problem when trying to load the attached
Error: Variable impl_mem<2> is not defined as an output of a table in
But impl_mem is not accessed or defined in the code.
Impl_mem is a 2D array [1:0] (2 words), each is of width 32 bits.
vl2mv runs smoothly, and correctly defines the bahvior of impl_mem
I can't figure out what the problem is.
Also, a general question: Is there anyway I can *check equivalence*
of 2 memory arrays, without explicitly checking equivalence
of each 2 correspondent words in the 2 arrays? (i.e. look
at the end of the file, signal 'eq').
Also, is there any way I can *initialize* a 2D array
non-deterministically, i.e. I dont care what the initial
value in all words is, and whether they are different
or not. How can I do that? What I know about VIS is that
"inputs" are treated as having non-deterministic value
each cycle, but 2D arrays can't be passed via module argument
Thanks in advance,
Zaher S. Andraus
Advanced Computer Architecture Laboratory in EECS
University of Michigan - Ann Arbor
This archive was generated by hypermail 2.1.7 : Sun Apr 11 2004 - 23:09:42 MDT