Regarding including libraries in VHDL

From: Ray, Rajarshi (rajarshi.ray_at_intel.com)
Date: Wed Mar 17 2004 - 11:16:33 MST

• Next message: Vladimir Sipos: "ltl_to_aut"
• Previous message: Denis Parks: "get the job you deserve with a university degree - no classes needed!"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

Hello All,

Greetings!

How can I include a library in a VHDL code based on some condition.

Example:

If <condition>

            Use <lib1>

Else

            Use <lib2>

Is it supported? Please let me know the syntax.

Best Regards,

- Rajarshi

• Next message: Vladimir Sipos: "ltl_to_aut"
• Previous message: Denis Parks: "get the job you deserve with a university degree - no classes needed!"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

This archive was generated by hypermail 2.1.7 : Wed Mar 17 2004 - 11:19:17 MST