Looking for spfd_pilo examples...

• Previous message: Srikanth Jujjuru: "help to convert C code to verilog or Vhdl"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

I'm looking for some nice simple examples of boolean Blif-mv files
that can be simplified using spfd_pilo. The following example didn't
work - the intent was that SPFD analysis would show that the XOR(a, b)
gate could be replaced by the already-existing OR(a, b) gate and
eliminated. It didn't work, probably because of the way SPFDs are
allocated to wires. Anyone have any simple examples that do show
an advantage? Ideally, it would be a small example that could be
shown on a slide during a talk. Additional examples would also be
helpful.

Dave W.

.model spfdtest
# I/O ports
.inputs a b c d e f
.outputs o1 o2

.table a b o1_tmp
.default 0
- 1 1
1 - 1

.table o1_tmp o1
- =o1_tmp

.table a b xor1
.default 0
1 0 1
0 1 1

.table a b c d andor1
.default 0
1 1 - - 1
- - 1 1 1

.table xor1 andor1 e f o2
.default 0
1 - - - 1
- 1 - - 1
- - 1 - 1
- - - 1 1

.end

• Next message: Bertrand Grégoire: "new features of VIS"
• Previous message: Srikanth Jujjuru: "help to convert C code to verilog or Vhdl"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
• Mail actions: [ respond to this message ] [ mail a new topic ]

This archive was generated by hypermail 2b30 : Thu Aug 15 2002 - 19:20:36 MDT