Handling Asynchronous signals

From: vanessa goyal (vanessa_goyal@rediffmail.com)
Date: Mon Oct 08 2001 - 04:18:02 MDT

  • Next message: vanessa goyal: "synthesizable,but can't be flattened"

    Sir,

    For the code below,Vl2mv is showing
    translation may be imprecise.

    How should I modify it,so that Vl2mv can accept it?

    Thanking You
    Vanessa
    *************************************
    module main(clk,in,load,rs,out);
    input in,rs,load,clk;
    output out;
    wire[2:0] in;
    reg[2:0] out;

    always @(posedge clk or posedge r )
    begin
    if(rs) out=0; else if(load) out=in; else out = out + 1;
    end
    endmodule
     

    This archive was generated by hypermail 2b30 : Mon Oct 08 2001 - 04:13:08 MDT