Re: simulate problem

From: Tim Tuan (timt@eecs.berkeley.edu)
Date: Thu Aug 03 2000 - 02:58:55 MDT

  • Next message: Roderick Bloem: "Re: simulate problem"

    Hi Roderick,

    My earlier question was regarding how to translate Verilog into BLIF using
    vl2mv. You mentioned that Synopsys is an alternative to vl2mv. Well, we do
    have the Synopsys tools, so what should I do? I just need my designs in
    BLIF, because I need to use another tool (flowmap from UCLA) which takes
    BLIF as input.

    Right now, I'm considering using Synopsys to convert Verilog to gate
    netlist, and then write a translator from the netlist to BLIF. It seems like
    it would be straightfoward. Has anybody done that?

    Thanks,
    Tim



    This archive was generated by hypermail 2b29 : Thu Aug 03 2000 - 03:03:51 MDT