Re: work-around for non-blocking assignments

From: Roderick Bloem (roderick.bloem@mchp.siemens.de)
Date: Thu Aug 03 2000 - 02:31:08 MDT

Next message: Tim Tuan: "Re: simulate problem"

Previous message: Roderick Bloem: "Re: simulate problem"
In reply to: Tim Tuan: "work-around for non-blocking assignments"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Mail actions: [ respond to this message ] [ mail a new topic ]

Tim,

Lots of people have experienced the deficiencies of vl2mv. I would
start by reading the thread that we have with Rainer Dorsch, in the
vis-users archive. I just added a message about blocking vs.
nonblocking. Let me know if you have more problems.

Roderick.

Tim Tuan wrote:
>
> Hi,
>
> I'm attempting to use VIS to translate a bunch of Verilog code to BLIF.
> However, my code uses non-blocking assignments (<=) extensively, which is
> not supported by VIS. Have anyone experienced the same deficiency? Are there
> any good work-arounds?
>
> Thanks,
> Tim

Next message: Tim Tuan: "Re: simulate problem"
Previous message: Roderick Bloem: "Re: simulate problem"
In reply to: Tim Tuan: "work-around for non-blocking assignments"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Mail actions: [ respond to this message ] [ mail a new topic ]

This archive was generated by hypermail 2b29 : Thu Aug 03 2000 - 02:41:53 MDT