Overview of VIS

Fig. 1 presents of an overview of VIS.

Figure 1: Block diagram of VIS.

It has three main parts: a front-end to read and traverse a hierarchical system described in BLIF-MV, which may have been compiled from a high-level language like Verilog; a verification core, to perform model checking of Fair CTL and test language emptiness; and a path to SIS, to optimize parts of the logic.