Bibliography

1

Kenneth L. McMillan.
Symbolic Model Checking.
Kluwer Academic Publishers, 1993.

2

R. K. Brayton et al.
HSIS: A BDD based system for formal verification.
Proc. of Design Automation Conference, 1994.

3

S.-T. Cheng.
Compiling Verilog into automata.
Tech. Rep. UCB/ERL M94/37, May 1994.

4

E.M. Sentovich et al.
SIS: a system for sequential circuit synthesis.
Tech. Rep. M92/41, May 1992.

5

VIS Home Page : http://www-cad.eecs.berkeley.edu/Evis